Abstract
Introduction
Built-in self-test BIST is a design-for-testability (DFT) technique in which testing is accomplished through builtin hardware [1] . Pseudo-random BIST techniques use linear feedback shift registers (LFSRs) to perform test pattern generation (PG), whilst multiple-input signature registers (MISRs) carry out signature analysis (SA). Builtin logic block observation (BILBO) registers [2] are used to perform either PG or SA, and concurrent BILBOs (CBILBOs) perform PG and SA simultaneously. Today's need for a shorter time to market makes manual insertion of BIST circuitry an unaffordable design bottleneck and synthesis-based approaches were adopted.
An early approach to add BIST structures to register transfer-level (RTL) circuit is presented in [3] . This approach does not take into account the test application time. A latter approach that minimizes test application time and area overhead is presented in [4] . The number of test plans examined for each module was limited to four which leads to inefficient testable design space exploration. A different approach based on simultaneous test hardware insertion and test scheduling at RTL is presented in [5] . While previous test scheduling approaches [6, 7, 8] assume fixed test resource allocation which implies that the test hardware is allocated before the test scheduling process, this work presents an incremental test scheduling procedure where test scheduling is performed concurrently with test hardware allocation. A branch and bound technique is employed during the exploring process to prune the design space. This means that complex designs like a 32 point discrete cosine transform (DCT), with a high number of feasible testable solutions will be explored in a very long time. Therefore, more sophisticated methods like iterative improvement techniques are required to explore the testable design space more efficiently. A different approach [9, 10] based on testability metrics like randomness and transparency [11] considers test path generation and test scheduling. This strategy lacked of a global view of the testable design space and the suboptimal final solution depends on the order in which the modules are processed. Recently Stroele et al. [12] proposed simultaneous test hardware insertion and test scheduling at the gate-level. This approach also minimizes test control and test application time. Highly efficient algorithms are presented for the gate-level description, which has a much higher complexity than RTL descriptions. The suboptimal test hardware insertion caused by the low complexity of RTL descriptions can be overcome by the fact that same type modules share the same physical information which is the focus of this paper. Furthermore the sharing of test pattern generators and reuse of signature analysis registers, as presented in our paper, can also solve the problems of minimal test application time, low BIST area overhead and efficient test schedule at RTL.
Preliminary definitions
A RTL data path consists of modules (functional resources), registers and multiplexers. Let n reg , n mod and n res denote the number of registers, modules and moduletypes. Portions of data path, such as multiplexers and registers, can easily be tested using functional patterns. The goal of partial intrusion BIST is to test all the modules using a subset of registers in the test mode. Any register that is connected to an input port of a module through only multiplexers can supply test patterns to that input port. The embeddings where both input ports of a module receive test patterns from the same test register are not valid in the proposed BIST methodology. The correlation between test patterns at the left and right input port would decrease the number of unique test patterns that could be applied, hence decreasing the fault coverage. Any register that collects data from the output port of a module through only multiplexers is a possible choice for modification as a BIST register to compress test responses. Because modules of the same type share the identical physical information a decrease in the test application time can be obtained by grouping modules of the same type into test compatibility classes (TCCs (j) test compatibility classes. The n-input k-bit comparator logic can be tested by a short deterministic test set, in the same way as multiplexers. It should be noted when n mod = n res the proposed BIST methodology is identical with the BIST embedding methodology [3, 4, 5] where each module is embedded between two test pattern generators and a signature analysis register. To illustrate the efficiency of RTL data path testing using TCCs consider the data path example of Figure 1 
Local neighbourhood search of the testable design space
Having defined the BIST methodology based on test compatibility classes the testable design space must be explored using an efficient BIST hardware insertion algorithm. The BIST hardware insertion algorithm looks for a testable solution with a primary goal of minimizing test application time and as a second order goal to minimize BIST hardware overhead. The testable design space exploration phases are detailed in section 5. This section focuses on the local neighbourhood of the testable design space and on generation of new neighbour solutions. In our problem formulation the current solution is a partially testable design where only the test pattern generators are allocated. The fully testable design is generated for each solution using the algorithms from section 4. The testable design space of partially testable designs is explored using a tabu search-based heuristic. Tabu search was proposed as a general combinatorial optimization technique [13] . This heuristic is similar to iterative improvement in that moves are sought which transform the current solution to its best neighbouring solution. The algorithm starts with an initial solution obtained by randomly assigning a single test pattern generator to every input port of every module from the RTL data path. Tabu search maintains a tabu list of its r most recent moves, with r circuit-dependent and varying from 5 (small designs) to 10 (complex designs). The tabu list exists to prevent cycling near a local minimum and also to enable uphill moves. In our problem formulation for a RTL data path with n reg registers there are n reg neighbour solutions (one for each register from the data path). Each register R i can generate test patterns to input port IP of n i modules of module-type FR j . The neighbour solution for register R i is obtained by moving the test pattern generation-function for input port IP of the n i modules of module-type FR j modules to R i and removing the test pattern generator-function from registers that have previously generated test patterns for the respective n i modules. When generating a neighbour solution for each register R i there are a maximum of 2xn res potential moves (one for each input port of every module-type for which the respective register can generate test patterns). To choose the best potential move to be evaluated by the tabu-search based algorithm two more metrics C SSD and M SSD are introduced as follows.
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Figure 2. Partially specified testable design
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Incremental test scheduling algorithm
In the previous section we have described how partially specified testable designs are generated from one
Generation of global test incompatibility graph
In a partially specified testable solution all the modules are provided with their test pattern generators. Using the incompatibility between different modules in the partially specified testable design, an algorithm that guarantees the minimum number of test compatibility classes incompatible one with each other and an increase in the ORS of each test compatibility class is described. The creation of the global test incompatibility graph (G-TIG) where nodes are TCCs is done in three phases as follows.
In the first phase the test compatibility classes for each module-type are formed. If two modules of the same type share a test resource then an edge between the respective two modules is added in the local test incompatibility graph (L-TIG) of the respective module-type. The number of L-TIGs is n res . The L-TIGs are partitioned using an efficient graph partitioning algorithm [7, algorithm 1] . In the second phase the sharing of test resources between modules of different module-types is examined. If M a of module-type m1 is incompatible with M b of module-type m2 and there is an edge in G-TIG between a TCC x,m1 and TCC y,m2 then M a is added to class x and M b is added to class y. Otherwise M a is added class i such that:
ƒ(TCC i,m1 ,M a )= |ORS(TCC i,m1 + M a )|-|ORS(TCC i,m1 )|
is maximal and a new edge between TCC i,m1 and TCC y,m2 , where y is the class where M b was assigned, is added to G-TIG. Using this new measure (f) an increase in the number of potential signature registers is assured. This increase will be used by the incremental test scheduling algorithm as outlined in the next subsection. In the third phase modules M a of module-type m1 that are present in the data path but do not share any test registers are added to a test class i such that ƒ(TCC i,m1 ,M a ) is maximal. 
Test scheduling and signature analysis register allocation
The test scheduling algorithm for partitioned testing with run to completion reported in [7, algorithm 2M ] is modified in order to schedule tests and allocate signature analysis registers simultaneously. If two test compatibility classes use the same signature register at different test times area overhead is reduced and the test control is simplified because the signature does not have to be shifted out. The concurrent test set (CTS) [7] contains the currently active tests. A similar data structure called busy register set (BRS) keeps the test registers that are currently performing signature analysis. When the shortest currently To illustrate the above the G-TIG of the data path from Figure 4 is shown in Figure 5 . It is assumed that the number of test patterns to test A type and C type modules is equal T 0 =T 2 =T, whilst the number of test patterns to test B type modules is double T 1 =2xT, with T a reasonable high integer. The first test to be scheduled is TCC 0,0 at test time 0. The signature analysis register is chosen from ORS(TCC 0,0 ) such that its fanin is maximum. We choose R 12 to perform the signature analysis for TCC 0,0 . At test time T, the CTS is modified to reflect the removal of the completed test TCC 0,0 and R 12 is removed from BRS and added to URS. At this point TCC 0,1 is scheduled. The register R 15 is assigned to perform signature analysis for TCC 0,1 . At the same time TCC 1,0 is scheduled and register R 12 is considered for analyzing the responses of TCC 1,0 because it is the only register from ORS(TCC 1, 0 ) that has already been modified to a MISR (belongs to URS). An attempt to schedule TCC 0,2 fails because both registers that can perform signature analysis for this test class (R 15 and R 12 ) belong to BRS. The shortest currently active test is completed at test time 2xT. Register R 12 is removed from BRS and another attempt to schedule TCC 0,2 will succeed because R 12 will be available to perform signature analysis. At test time 3xT all the currently active tests are completed. Note that only two test registers are required to perform signature analysis. A graphical representation of the test schedule is presented in Figure 6 .
Testable design space exploration phases
In section 3 the local neighbourhood search of the testable design space was outlined. The test application time of the fully testable design computed using the incremental test scheduling algorithm given in section 4 is used to guide the testable design space exploration. Due to the topology of the testable design space and the local neighbourhood definition, in order to reach the best testable solution in low computational time the optimization is carried out in two phases. The need of this two-phase optimization process is justified by the three dimensional testable design space. There might be several testable designs with the same test application time but different BIST area overheads. Clearly in practice only the minimum test application time design with the smallest BIST area overhead is sought. Thus the primary goal is to minimize the test application time and the second order goal is to reduce the BIST area overhead. The BIST area overhead is computed in terms of the number of gates required to modify a register in a BIST register and the number of gates implementing n-input k-bit comparators. The testable design space is shown in Figure 7 . Various testable designs (D1 to D7) with identical test application have different BIST area overheads. The best test application time testable design with minimum BIST area overhead is sought in this three dimensional testable design space.
Figure 7. Testable design space exploration
The two optimization phases are:
(i) Test application time reduction phase
(ii) BIST area overhead reduction phase
In the first optimization phase the minimum test application time designs are sought. If two solutions have same test application time then the solution with higher area overhead is chosen. This is due to the topology of the testable design space where higher BIST area overhead testable designs can lead in fewer moves to a testable design with lower test application time. If any of the neighbour solutions has lower test application then it is accepted regardless of the BIST area overhead. In Figure  7 the test application time reduction phase is illustrated by the curve with a continuos line. Having reached the minimum test application time design in the first optimization phase, during the second optimization phase testable designs with lower BIST area overhead are sought. If two testable designs have the same test application then the testable design with lower BIST area overhead is chosen. If any of the testable designs has higher test application it is rejected regardless of the BIST area overhead. The curve with the dashed line in Figure 7 shows the BIST area overhead reduction phase. Using this two-phase optimization strategy the computational time required for testable design space exploration time is reduced as shown in the next section.
Experimental results
The proposed BIST hardware insertion algorithm based on TCCs has been implemented on SUN SPARC 20 workstation using 6000 lines of C++ code. Table 1 shows a comparison of experimental results in terms of test application time (TAT) and BIST area overhead obtained for the BIST embedding methodology and the proposed BIST methodology based on TCCs. The results for the BIST embedding methodology are obtained by considering n mod =n res . The RTL data paths are generated using a high-level synthesis system [14] . The first column shows the design name and the execution time constraint which varies from 10 to 16 in the case of 8 point DCT and 30 to 38 in the case of 32 point DCT. The next two columns show the number of modules (MOD) in terms of multipliers (*) and adders (+) and the number of registers (REG) obtained from high level synthesis. The TAT for adders and multipliers was assumed T + =T and T * =4xT with T a reasonable high integer. The first six rows show the experimental results for the 8 point DCT. In the first four rows the BIST embedding methodology produces testable data paths where TAT is not minimal. Applying the proposed BIST methodology based on TCCs, TAT is reduced by 20% from 5xT to 4xT. The reduction in TAT produces higher area overheads in some cases like 8DCT_10. However, the primary goal of reducing the TAT is achieved. Furthermore the number of BIST registers embedded in data path is reduced which leads to faster solutions. In the case of 8DCT_11, both TAT and BIST area overhead are reduced. The number of LFSRs (represented by L in Table 1 ) is reduced from 8 to 6 whilst the number of MISRs (represented by M in Table 1 ) is reduced from 7 to 2. In the proposed BIST methodology a single 3 input 8 bit comparator (C3) and a single 4 input 8 bit comparator (C4) are introduced. However these two comparators do not have high area overhead, reduce the fault escape probability and are easy testable. For the last two 8 point DCT designs the proposed BIST methodology reduces the BIST area overhead by 27% and 12% respectively which clearly outlines the efficiency of the second order BIST area optimization goal. The last 6 rows of Table 1 show that the proposed methodology is capable of dealing with complex DSP circuits such as 32 point DCT. Due to a very high number of registers the minimal TAT is achieved by both methodologies. The reductions in BIST area overhead are significant varying from 35% up to 48%. The algorithm has low computational time as shown in the last column of Table 1 . For 8 point DCT the computational time varies from 1s to 3s. For 32 point DCT designs the computational time is still very low. The excellent computational time is achieved due to use of intelligent local neighbourhood search of the testable design space and the two-phase optimization strategy. 
Conclusions
New BIST methodology and BIST hardware insertion algorithms for synthesized data paths were presented. The methodology is based on grouping modules with same physical information in test compatibility classes. Input ports of compatible modules share test pattern generators in a partial intrusion BIST environment leading to savings in test application time. Module output responses from each test compatibility class are checked by an n-input kbit comparator leading to lower area overhead. Nearoptimal testable design is obtained in low computational time by a two-phase tabu search-based testable design space exploration.
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